Abstract-The implementation of a barrier potential layer underneath the channel region, well known as Ground Plane (GP) implantation, and its influence on the performance of relaxed germanium pFinFET devices is investigated in this manuscript. This study aims to explain the fin width dependence of the threshold voltage from experimental data and evaluates the ground plane doping concentration and its depth influence on relaxed p-type channel germanium Fin-FET parameters, as threshold voltage, transconductance and subthreshold swing, through Technology ComputerAided Design (TCAD) numerical simulations. The threshold voltage variation reaches up to 50 mV from the narrowest device to the widest one, considering the studied range of ground plane doping concentration. Concerning the subthreshold swing parameter, neither the GP doping concentration, nor its depth play a significant role since the electrostatic coupling is predominant.
I. INTRODUCTION
Alternative device structures [1] - [3] and channel materials beyond silicon [4] , [5] are extensively under investigation in the past years, in order to enable the MOS transistor technological evolution for the coming generations of electronic devices.
Concerning p-type channel devices, germanium is a good candidate for future high-performance applications, since it presents the highest hole bulk mobility over other materials [4] . The benefit of a high mobility material can be combined with the FinFET structure, since the latter has a good electrostatic coupling [6] . Thus, it is an appealing combination for further downscaling of the devices.
The Si-platform integration enables to combine on the same wafer a variety of semiconductor materials (Si, C, Ge, III-V materials) for different purposes, such as photonics and photovoltaics [4] , [5] , [7] - [10] . On the other hand, the epitaxial growth of a different material on silicon is a critical challenge due to the lattice mismatch resulting in threading dislocations (TD) and misfit dislocations (MD) into the grown film [11] . Therefore, the defect density must be decreased as much as possible, since it degrades the device performance [11] , [12] .
In the literature, there are different approaches in order to minimize the defect density in the substrate [13] - [15] . This work focuses on a virtual Ge substrate that is based on the epitaxial growth of a thick layer of germanium, around 1 μm thick on a silicon wafer. The FinFET devices are fabricated in the germanium layer, since by optimized processing the high defect density is placed near the silicon-germanium interface. In this case, the silicon plays only as a mechanical support.
This work is divided in four sections: introduction; device characteristics and methodology; results and analysis and, finally, the conclusions. The focus of this study is to clarify the experimental fin width dependence of the threshold voltage behavior, evaluating the ground plane doping concentration and its depth (distance between the bottom part of the fin and the ground plane region) influence on the performance of relaxed p-type channel Ge FinFET devices from narrow (20 nm) to planar-like geometries (100 nm) for 1 m long channels.
II. DEVICE CHARACTERISTICS AND METHODOLOGY
This section is split in three key parts: device processing, TCAD simulation and electrical characterization. The first part presents an overview of the fabrication processing of pchannel Ge FinFETs and their principal dimension characteristics. The second one depicts the TCAD simulation steps for evaluating not only the ground plane (GP) doping concentration, but also the GP depth influence. Finally, the last one shows the methodology for extracting the device parameters, such as: threshold voltage and transconductance.
A. Device processing
The p-channel relaxed germanium FinFET devices under evaluation in this work have been fabricated on 300 mm silicon (100) wafers via a low temperature Shallow Trench Isolation (STI) last process at imec/Belgium, whereby the main process flow and the basic schematic processing can be seen in Fig. 1 and Fig. 2 , respectively. The phosphorus implantation step is related to the GP layer formation and its doping concentration is around 5x10 18 cm -3 . Further details can be found in [14] . Ground Plane Impact on Performance of Relaxed Ge FinFETs 
B. TCAD Simulation
The 3D simulations have been performed using the Sentaurus-Device simulator [16] , whereby the study of p-channel Ge FinFET devices is split in two main parts regarding the ground plane: different doping concentration (Fig. 4) and depth (Fig. 5 ). The models related to doping dependence, high field saturation and vertical electric field dependence of the mobility and Shockley-Read-Hall for carrier recombination have been taken into consideration.
The key parameters to run the device simulations are the substrate doping concentration (Phosphorus) of 1x10 17 cm -3 , the ground plane peak doping concentration (Phosphorus) ranging from 1x10 17 to 1x10 19 cm -3 , taking into account a Gaussian profile, the channel region doping concentration of 1x10 15 cm -3 (not intentionally doped), the source/drain doping concentration (Boron) of 1x10 20 cm -3 , the gate oxide of 1.5 nm (SiO2) and the metal work function of 4.5 eV related to TiN. Concerning the device dimensions, the fin width ranges from 20 to 100 nm, the channel length is 1 m and the fin height 30 nm. The lowest GP doping concentration (1x10 17 cm -3 ) has the same value than the substrate, as presented in Fig. 4 . Therefore, this value will be considered as a reference, i.e., without GP.
The variation of Subthreshold Swing (SS) is obtained as follows in (1) .
where is the subthreshold swing value for the corresponding device and 60 is the parameter value for the theoretical limit at room temperature, i.e., 60 mV/decade.
The first simulation exercise, as illustrated in Fig. 4 , investigates different doping concentrations for the GP, which can reach up to two orders of magnitude higher than the substrate value. The second study is related to the ground plane depth, in other words, increasing the GP depth means that the barrier potential layer is positioned a few nanometers away from the bottom of the fin. 
C. Electrical characterization
The experimental data were obtained from measurements with an Agilent B1500A -Semiconductor Device Parameter Analyzer.
The current-voltage (I-V) characteristics were measured from accumulation to inversion regime, i.e., from 1.0 V to -0.5 V, at low drain-source voltage (VDS) biasing (-50 mV), room temperature and a VGS step of 10 mV for both experimental and simulated data. In order to mitigate the Short Channel Effect [17] , 1 m long devices were used. In addition, gm and VT parameters have been extracted by the first and second derivative method [18] . The effective width (Weff) is two times the Hfin plus the Wfin. The experimental data is based on the evaluation of three samples.
Further experimental results regarding gm and SS parameters for the relaxed devices under investigation can be found in a previous report [19] .
III. RESULTS AND ANALYSIS
This section with the results and analysis is divided in three main parts: one with experimental data and two with simulated results. The first part shows the I-V characteristics and the Wfin influence on the VT. The second one focuses on the ground plane doping concentration impact on VT, SS and gm. Finally, the last one takes into consideration the ground plane depth dependence on the same parameters as in the second part and additionally the current density and hole mobility. Fig. 6 shows the drain (IDS), gate (IGS) and substrate (IBS) current curves as a function of gate voltage for a narrow device (Wfin = 20 nm). At the strong inversion region, the gate current (IGS) has a noticeably low level, around seven orders of magnitude smaller than IDS, which can be associated with a good gate stack quality process.
Part I. Experimental Results
On the other hand, it is worth mentioning that the IBS value is three orders of magnitude higher than the IGS level and dominates the off-state current (IOFF). This fact is a consequence of the threading dislocation density (TDD) in the Ge virtual substrate [12] , [14] . The SS values are around 80 mV/decade, although it is slightly higher than the theoretical limit at room temperature for silicon FinFETs. Fig. 7 presents the experimental VT variation parameter as a function of fin width for a channel length of 1 m. The VT reference is the parameter value for the largest fin width (100 nm) of the studied process. The VT variation is shifted towards more positive values and reaches around 200 mV from the narrowest device compared to the widest one. A possible reason for that might be associated with the channel doping concentration. The latter can present a higher doping level than the non-intentionally doped value (1x10 15 cm -3 ) due to the diffusion of dopants from the ground plane layer into the channel region.
In the literature, the Wfin dependence on VT is related to the channel doping concentration [20] . This behavior usually occurs in devices that have either a punch-through implantation (ground plane) region or an intentionally doped channel, as already observed by [6] , [21] , [22] .
Since there is a lack of reports in the literature that correlate the VT value (Wfin-dependent) and ground plane parameters, further investigation needs to be performed. Therefore, TCAD simulations have been used in order to evaluate the GP influence on the relaxed Ge pFinFET performance, considering its doping concentration and position, as discussed in Part II and Part III, respectively. Fig. 8 depicts the simulated result of the threshold voltage variation as a function of the fin width. The V T reference value is at a GP doping concentration of 1x10 17 cm -3 in order to partially separate the electrostatic coupling from the GP effects. As in the experimental result (Fig. 7) , the threshold voltage reveals qualitatively a similar Wfin-dependence and achieves a VT variation of 50 mV, from the largest to narrowest device. Although, the GP doping concentration plays a role in the VT values due to the charge confinement [21] , the diffusion of dopants from the ground plane layer into the channel region should be also evaluated. However, this is out of the scope of this work. Concerning short and narrow channel transistors, it is expected that the electrostatic coupling is the dominant effect. On the other hand, the GP doping concentration can induce random dopant fluctuations in VT. Fig. 9 represents the normalized maximum transconductance (gmmax/Weff) variation as a function of the fin width for different GP doping concentration. The gmmax/Weff reference value is at a GP doping concentration of 1x10 17 cm -3 . The transconductance shows to be slightly dependent on fin width due to the combination of electrostatic coupling and hole mobility that are higher for narrow devices [23] . Additionally, the reduction of gm as the Wfin increases, can be correlated to the mobility degradation in the channel due to the doping dependence [6] , since there is a increase of the channel doping concentration at the bottom part of the fin, as the GP doping concentration becomes higher as shown in Fig. 4 (c to f) . Fig. 10 represents the subthreshold swing variation as a function of fin width for different GP doping concentrations.
Part II. Ground plane doping concentration
Although SS values present no significant influence for the considered range of GP doping concentrations, there is a marked Wfin dependence. The latter indicates that the electrostatic coupling dominates this parameter. In other words, the narrowest device has a smaller change in SS value compared to the largest one. Fig. 11 presents the threshold voltage variation as a function of fin width for different GP depths. In this case, the VT reference value is at GP depth of 0 nm. Focusing on the GP depth influence, although it marginally affects the wide fins, the VT variation is relatively close to the extraction error, i.e., +/-10 mV, resulting in an inherent inaccuracy, mainly for the 20 nm width, whereby the parameter does not have the same behavior as the other fin widths. The VT variation is correlated to the reduction of electrostatic control for wide devices and charge confinement. Fig. 12 shows the subthreshold swing as a function of fin width for different GP depths. The fact of being Wfin-dependent reveals that the electrostatic coupling plays an import role in the SS parameter as usually found for Si FinFET devices. On the other hand, for narrow devices, as the GP depth rises, the SS degrades and presents less dependence of the fin width. While the leakage current increases under the channel region from source to drain, when the potential barrier (GP) is placed away from the bottom of the fin, a better electrical coupling can still be found for narrow devices, whereby the SS value is lower compared to other fin widths, at least when the interface trap density (NIT) is neglected. Fig . 13 shows the normalized maximum transconductance variation as a function of the fin width, whereby the gm max /W eff reference value is at GP depth of 0 nm. This parameter also presents a Wfin dependence, which is in consonance to the SS behavior, i.e., narrow devices have a higher transconductance due to the strong electrostatic coupling [24] . On the other hand, the gm value follows the GP depth value increase, which is an unexpected behavior, since the S/D leakage current underneath the fin rises the SS, as shown in Fig. 12 . Therefore, it is evident that additional effects also play a role for this parameter, not limited to the electrostatic coupling.
In order to better understand the controversial gm behavior, the current density at the center of the fin from top to bottom is evaluated. It is worth mentioning that the hypothesis of mobility degradation due to the change of the channel doping concentration distribution close to the inversion layer is not applied to this case, since the channel doping concentration is constant as represented in the Fig. 5 . Fig. 14 depicts the current density as function of the fin height for different fin widths. The sampled current density flows from top to bottom of the fin at a cutline placed at the center of the cross-section presented in Fig. 5 . It is clearly shown that the main current density flows on the fin surface for all studied fin width values. Around 10 nm height below the top of the fin, the current density becomes less confined and presents a dispersion. Furthermore, as the distance between the ground plane layer and the bottom of the fin increases, the current density disperses even more, which might minimize the carrier mobility degradation due to surface scattering at the gate oxide/channel interface, increasing the gm value as shown in Fig. 13 .
This confinement contributes to the hole mobility enhancement as presented in Fig. 15 and creates a competition between mobility and electrostatic coupling, resulting in a higher gm for greater GP depth values.
Moreover, supplementary effects, i.e, threading defects in the epitaxially grown Ge layer due to the Ge/Si lattice mismatch and fixed charges in the gate stack layer, should also be taken into consideration, but it is out of the scope of the present investigation. It has been reported before that the gate oxide trap density (NOT) for relaxed Ge pFin-FET devices ranges from 2x10 17 to 8x10 17 cm -3 eV -1 for narrow and wide fins, respectively [22] . 
IV. CONCLUSIONS
The investigation of ground plane effects on the performance of relaxed Ge pFinFETs was carried out. The ground plane (GP) doping concentration and GP fin depth play a role in threshold voltage, subthreshold swing and transconductance. On the other hand, additional effects need to be investigated, in order to achieve a more realistic behavior, such as e.g. tail of dopants in the channel. Furthermore, the observation that the transconductance and GP depth are correlated indicates that there is a competition between carrier mobility and electrostatic coupling, which slightly rises the transconductance value.
